

RTL Design

- Diagrams used
 - Schematics (FFs + gates) - for small detailed design
 - Simple RTL Block Diagrams (one level) - for basic seq. functions.
 - Hierarchical RTL Block Diagrams (multi-level) - entire system designs.
 - Functional Block Diagram (one level) - top level view of system
- RTL = Register Transfer Level.
- Simple RTL Diagrams - can include gates/FF as needed, but usually no.
 - Consists of 2 parts
 - X Registers - has clk + maybe rst
 - X Comb Logic - no clk, no rst, no feedback
 - Helps planning verilog code in a module.
 - Use arrows
- Hierarchical RTL Block Diagrams - can use gates/FF as needed, but usually no.
 - Has 3 parts
 - X Registers
 - X Comb Logic
 - X Blocks for subsystems
 - Represents your entire sys.
 - Clk + rst are external inputs
 - Need to add lower level diagrams for blocks
- Func. Block Diagram - Top level + omit clk + rst
- Diagram Process
 - Identify needed functions
 - Identify I/O
 - Describe seq. of op. (pseudocode, flowcharts etc.)
 - Identify data state to be saved
 - Adapt from similar diagram if possible.

Verilog Review• Tricky Concepts

- Blocking vs Non-blocking assignment
 - x Blocking - ~~executed at end of block~~ ^{immediately assigned value} (comb: blocks) (=)
 - x Non-blocking - Executed at end of block (for ffs) (<=)
- Reg vs wire
 - x wires - relate to wires, can only be given values from a port or ^{assign}
 - x Reg - can only be modified in block and 1 procedural block reps. storage elements.

• Data Types

x Logic: 0, 1, x, z

↑ ↑
unk. high imp.

x Wire: defaults to logic, driven by mult sources, $x > 0/1 > z$ (precedent)

x Logic (\$V) - can replace wire/reg & prevents multiple drivers

x x = can set it mult. drivers, not reset or no store yet, latch metastable, gate level: timing hazards, transition 0@1, min/max prop delay

x z - can set it no driver, explicit assign, gate level: output of tristate buff/open drain buff.

- Latches (Inferred)

x Bad Design, has times where vars are updated in code → latches onto values.

x Values should only update by clock or always (comb)

• Sequential Logic (Uses ff + latches (Avoid latches))

- Don't make comb feedback loops
- Using always-ff @ () and always_comb (maybe always-latch)
- Storage needs a reset (check reset val and mod in verilog)
- Initial values for vars, wires, in always/initial doesn't exist in hardware

• Test benches

- How to decide what to test

x Study Design specification (i/o, feature, func, timing req.)

• tb should test all regs.

x Study Code & State Diagram (branch conds, i/o, regs, etc.)

• tb should take every branch and toggle a wide range of reg vals, including edge cases.

x Cover impl regs, unknown cases etc.

x Try to break it even over simple things like a hacker.

x Manage timing for testing & use coverage reports.

Verilog Review cont'd• Test Benches cont'd

- We can draw seq. diagrams to see if we're testing right
- ex. Tb stim DUT checker



- Unpacked Arrays vs Packed
 - Unpacked = elems are not next to each other
 - Packed = elems are adj. in mem.
- Coding Test Benches
 - Skeleton Code

```
timescale 1ns / 10ps
```

```
module <name> ();
```

```
<Parameters>
```

```
<Var Declarations>
```

```
<Clock Generation>
```

```
always begin
```

```
tb_clk = 1'b0;
```

```
#(CLK_Period/2.0);
```

```
tb_clk = 1'b1;
```

```
end #(CLK_Period/2.0);
```

```
<Tasks>
```

```
<Module> #(Parameters) DUT (Signals);
```

```
initial begin
```

```
<Variable Init>
```

```
<Tests>
```

```
$finish
```

```
end
```

```
endmodule
```

• May have waveform output (used for some simulators)
 initial begin
 \$dumpfile("waveform.vcd");
 \$dumpvars;
 end

Usually the (main) module
 Decl. w/ local param
 used for params
 and stuff like CLK_Period
 tb - vars
 Creates tb_clk signals
 Funcs to help test
 init test module
 give all tb vars a value
 the tests
 can use \$stop
 but usually for
 err, and \$finish is for success

State Machines

• Use Moore Machines *


- Mealy produce long delays + can cause comb. feedback loops.
- Moore is easier to test + debug
- Mealy also can prop. glitches from $1 \rightarrow 0$, slows max clk speed,
- Can use expedient enum logic [N:0] {...} State to make it easier. Use these blocks:



- Two comb blocks + always FF is common.
- Cases can be useful.
- default state prevents latches.

Controllers


- Usually use FSMs, Syncs, Clock Dividers, Timers, etc.
- Synchs. Prevent metastable propagation by send values on the clk.




- Clock Dividers ~ slows down operations for processing
 - Just count and toggle output for a clkdiv (can just pulse for edge detect)
 - All blocks should use SysClk, and use clkdiv as just an input.
- Tips
 - Pulse for timers + clkdiv to prev edge detect needs.
 - Chain clkdivs for more + better division.

SoC Design

- Concept: SoC - System on Chip




- Minimal Architecture:



- CPU - all SoCs have a processor.
 - x All i/o to CPU goes through bus except clk, reset, + interrupts
 - x CPU manages mem + i/o through bus
 - x IRL might have mult. clks so they stay fast everywhere.
- SoC Bus - basic is just a bunch of wires for signals + data
 - x Sometimes includes address decoding logic + multiplexing logic to avoid tri-state wires
- Bus Manager (sometimes master) - module used/built into components to issue commands to the bus
 - x The simplest SoC only have one manager
- Bus Subordinate (sometimes slave) - module used/built into comps. to respond to commands from the bus.
 - x Most modules fall here. In a SoC.
- Your Module - will usually at least need sub. interface.
 - x Can have manager too.
- Memory controller - used to connect bus to RAM
- I/O controller - used to connect i/o to bus. (ex. GPIO, SPI, I2C, etc.)
- SoC Bus - primary source of communication on a SoC
 - Many standards, we cover AHB-lite + APB.
 - x AHB-lite (Advanced High performance Bus) - simplest high speed bus standards for ARM processors.
 - x APB (Advanced Peripheral Bus) - even more simple ARM standard, but can only be used for low speed I/O.
 - x Uses MYS interfacing, address space, mem. map, multicycle vs pipeline bus.


SoC Design cont'd

- M/S interfaces
 - Major signals on SoC bus - clk, address, wdata, rdata, wenable, ^{which dev.} renable, wait.
 - Write Trans.
 - x M writes address, w.e., and data
 - x S recognizes address + accepts data / assert + wait till ready.
 - Read Trans.
 - x M writes address, r.e.
 - x S recognizes address + writes data / assert wait till ready.
- SoC uses address to direct data - often part of it is the dest. and the other is loc in dest. (Sometimes T and R respectively)
- Multi cycle SoC bus vs Pipelined SoC bus
 - Multicycle SoC bus - only one trans. can be in process at a time
 - x Takes 2+ clk cycles, one for master + one for slave.
 - More if slave sets wait high.
 - x Depending on bus edge sens (T or R) or level sens (high or low) will vary.
 - Pipelined SoC bus - supports multiple types of transactions.
 - x Has two phases like multicycle - address phase + data phase
 - x Data phase overlaps w/ next address phase
 - x wait extended current phase (data + addy) until set low.
- Example of bus usage (AMBA 2.0) (Advanced Microcontroller Bus Architecture)



• APB

- Signals (APB bridge)
 - x PCLK - from clk source - is clk
 - x P_{RESETn} - reset - from sys. bus equivalent
 - x PADDR - the address for the transaction - from APB bridge (up to 32b)
 - x PSELx - select signal - generated by APB bridge (1 for each 's')
 - x PENABLE - indicates second half of APB transfer - from APB bridge.
 - x PWRITE - high for a write, low for a read - from APB bridge
 - x PWDATA - write data - from APB bridge (up to 32b)
 - x PREADY - wait signal when low - from ^{sub} interface.
 - x PRDATA - read data - from sub interface (up to 32b)
 - x PSLVERR - transfer failure - from sub interface (not reg., tie low if unused)




SOC Design cont'd

• AHB-lite

- Signals

- X HCLK - from clk source - is clk
- X HRESETn - reset - from reset controller
- X HADDR - address for the transaction - from master (32b) (modifiable)
- X HBURST - burst type to indicate if its part of a burst - from master (3b) (len, etc)
- X HSIZE - size of the transfer - from master (3b) (modifiable)
usually byte, halfword, word.
- X HTRANS - transaction type (IDLE, Busy, NONSEQ, SEQ) - from master (2b)
- X HWDATA - write data - from master (32b) (modifiable)
- X HWRITE - high for write, low for read (stays the same for entire burst) - from master
- X HRDATA - read data - from 's' (32b)
- X HREADYOUT - $\uparrow$ trans ready, $\downarrow$ to stall - from 's'
- X HRESP - $\uparrow$ for trans err. - from 's'
- X HSELx - 's' select sig (one for each 's') from decoder (26b)
- X HMASTLOCK - locks trans indicator - from master - for multi m. systems
- X HPROT - indicates protection levels - from 'm' (26b)

- Model:




For multiple 'm's use
a 'multilayer interconnect'
that implements left but more
complicated for more devices

- Ex: Similar to APB but res between addr map + res and hwdata out. also add multiplex w/ addr map (select) + res.

ASIC Implementation Options

- Options: Standard Cell ASIC, Full Custom ASIC, Gate Array, Field Programmable Gate Array (FPGA), Microcontroller.
- Standard Cell ASIC
 - Library of pre-designed logic "cells"
 - Place + route software positions + connects cells
 - Pros: Cheap in $\uparrow$ quantities, Design is easier than Full Custom, Easier to reuse IP vs Full Custom
 - Cons: Expensive in $\downarrow$ quantities, expensive to change chips, very inefficient for some functions.
- Full Custom ASIC
 - Draw transistor schematics, layout by hand.
 - Pros: Cheap in HUGE quantities, has best area/speed optimization
 - Cons: $\uparrow$ time + $\uparrow$ cost to design, harder to reuse for other tech.
- Mixed Custom + Standard Cell
 - Use custom for analog blocks (only option) + blocks where speed/size is critical.
 - Option is common for SoCs.
- Gate Array - not used that much
 - Transistors/Logic gates on silicon
 - We design interconnect by adding metal
 - compromise between ASIC + FPGA
- Reconfigurable Devices (FPGA/Complex Programmable Logic Device (CPLD))
 - Layout of Logic + wires is fixed
 - Synthesis + mapping software programs how wires are connected + logic
 - Pros: Very low time to market, quick + easy to prototype/change
 - Cons: Slower + larger than ASIC, expensive in large quantities.
- Microcontrollers
 - Used mostly by software for small complexity tasks
 - Used for embedded systems w/ arch. based on SoC.
 - Pros: More flexible, easier + quicker than FPGA, quick + easier to prototype/change, smaller than FPGA
 - Cons: Slower than everything, doesn't exploit parallelism + has fetch + decode. Some glue logic + interface hardware needed.



Timing Analysis and Critical Paths

• Important terms

- Timing / delay path - logic propagation path from i/o of comb block
- Critical Path - timing path w/ longest / shortest delay
- Static timing analysis - analyze delay by tracing timing paths
- Dynamic timing analysis - analyze delay by simulation + test vectors

• We need analysis to decide clock speed & timing constraints

- slowest path constrained by clk speed, t_{psf} , t_{setup} $\leftarrow$ time before clk data valid
- Fastest path constrained by clk skew, t_{psf} , t_{hold} $\leftarrow$ time after clk data valid
- $\times t_{psf}$ is prop. delay, $\uparrow$ diff in clk due to len
- FF out can be used for i and FF in can be used for o.
- Worry abt t_{hold} when $comb\ delay + t_{psf} < t_{hold} + clk\ skew$

• Timing reports can be generated, but not sized till placement. + route

- Includes start, end, + crit path delay
- Try to analyze rtl and verify w/ report